Length: 6 months
Location: Devon
IR35 Status: Outside
Requirements: High-speed digital and mixed-signal systems
Design of memory interfaces and clocking architectures
Expertise with comms interfaces and peripherals i.e SPI
FPGA design, front-end RTL design (VHDL)
Experience with signal integrity
Desired: Network interface and optical transceiver systems experience
#J-18808-Ljbffr