Applicants with active UK Security Clearance are at an advantage.
Job Responsibilities:
Working closely with Systems, Hardware and Software teams to provide FPGA solutions and solve integration problems on complex systems. Creating innovative and robust VHDL-based designs. Documenting and recording deliverables. Verifying FPGA designs. Ensuring configuration management/keeping designs under revision control. Providing progress reports.
Skills, Qualifications and Experience required:
Experience of developing FPGA using VHDL or Verilog. Experienced with Mentor Graphics FPGA development tools including HDL Designer, ModelSim / Questa and Precision. Familiar with Xilinx / Intel (Altera) / Microsemi (Actel) design flows (ISE, Vivado, Quartus) and third-party synthesis tools. Experience in specifying timing and area constraints for efficient FPGA Place and Route. Ability to analyse system and/or hardware level requirements and derive detailed FPGA requirements. Independent verification using VHDL. Experience of FPGA requirements capture and requirements management tools. De-bugging FPGA designs and supporting integration & verification at hardware and system level. A good understanding of FPGA version control and revision control software. Experience of making technical decisions and mitigating technical risk for FPGA design activities. Experience with High-Speed Serial protocols and implementations. Ability to coordinate day-to-day technical activities, liaising closely with the Project Engineering Lead / Lead FPGA engineer & other disciplines. Excellent communication (oral & written) & interpersonal skills. Linux and scripting experience. Experience in writing technical reports/documentation.
Desirable:
Development of real-time, embedded, safety-critical FPGA, preferably in accordance with RTCA/DO-254 DAL A or B. Independent verification using SystemVerilog / UVM. Relevant experience in the Aerospace or Defence industry. Experience of embedded processor cores (e.g. ARM) in FPGA designs. Familiarity with latest FPGA device families. Practical experience with agile methodology.
#J-18808-Ljbffr