At Google DeepMind, we value diversity of experience, knowledge, backgrounds and perspectives and harness these qualities to create extraordinary impact. We are committed to equal employment opportunity regardless of sex, race, religion or belief, ethnic or national origin, disability, age, citizenship, marital, domestic or civil partnership status, sexual orientation, gender identity, pregnancy, or related condition (including breastfeeding) or any other basis as protected by applicable law. If you have a disability or additional need that requires accommodation, please do not hesitate to let us know.
Snapshot:
At Google DeepMind, we've built a unique culture and work environment where long-term ambitious research can flourish. We are seeking a highly motivated Hardware Engineer to join our team and contribute to the development of groundbreaking silicon for machine learning acceleration.
About us:
Artificial Intelligence could be one of humanity’s most useful inventions. At Google DeepMind, we’re a team of scientists, engineers, machine learning experts and more, working together to advance the state of the art in artificial intelligence. We use our technologies for widespread public benefit and scientific discovery, and collaborate with others on critical challenges, ensuring safety and ethics are the highest priority.
About you:
We seek out individuals who thrive in ambiguity and who are willing to help out with whatever moves silicon design and architecture forward. We regularly need to invent novel solutions to problems, and often change course if our ideas don’t work out, so flexibility and adaptability to work on any project is a must.
The Role:
We are seeking a talented and highly motivated hardware engineer to join our GenAI technical infrastructure research hardware team. You will have the opportunity to partake in cutting-edge architecture exploration that will shape the future of machine learning acceleration.
Responsibilities:
Work in a fast and interdisciplinary team bringing together experts from Machine Learning, Hardware, Programming Languages and Systems.
Work in close collaboration with HW architects and design engineers rapidly iterating experimental designs, giving rapid yet reliable feedback on the performance, power and area of different design options.
Drive architectural feasibility studies, explore RTL/design tradeoffs for physical design closure.
Perform block level physical implementation steps including synthesis, floorplanning, place and route, power/clock distribution, congestion analysis, STA, timing closure, EM-IR, PV, CDC analysis, LEC etc.
Provide actionable feedback to silicon design engineers and architects for design improvements.
Participate in establishing physical design methodologies, flow automation, chip floorplan, power/clock distribution, chip assembly and P&R, timing closure.
Develop physical design methodologies and automation scripts for various implementation steps.
Perform technical evaluations of vendors, process nodes, IP and chip design tools.
Minimum Qualifications:
At least 10 years experience in ASIC physical design flows and methodologies in advanced nodes.
Experience from PD for high performance compute IPs (e.g., GPUs, DSPs, or machine learning accelerators).
Successful track record of delivering tape-outs to production.
Capability and strong willingness to work in PD in a research environment.
Hands-on experience and a solid understanding of ASIC physical design, physical design flows and methodologies including synthesis, place and route, STA, Formal Verification, CDC and Power Analysis using tools such as Design Compiler, FC, Innovus, PrimeTime, PrimeTime-PX, Calibre, ICV, Conformal, RedHawk, Spyglass and PowerArtist.
Strong scripting skills in Python, TCL, BASH.
Preferred Qualifications:
Experience from multiple foundries.
Experience from working with multiple EDA vendors.
Experience with leading one or more aspects of physical design.
Experience in IP integration (memories, IO’s and Analog IP).
Experience solving physical design challenges across various technologies such as embedded processors, ML-Accelerators, networking fabrics, etc.
Experience in extraction of design parameters, QOR metrics, and analyzing trends.
Working knowledge of semiconductor device physics and transistor characteristics.
Experience or understanding of fullchip floorplanning, C4 & bus planning.
Understanding of custom macro blocks such as RAM/ROM, SerDes, PCIe, memory controllers.
Working knowledge of Verilog/System Verilog.
The US base salary range for this full-time position is between
$142,000 - 219,000
+ bonus + equity + benefits. Your recruiter can share more about the specific salary range for your targeted location during the hiring process. Application deadline: 12pm PST Friday February 7th, 2025. Note: In the event your application is successful and an offer of employment is made to you, any offer of employment will be conditional on the results of a background check, performed by a third party acting on our behalf. For more information on how we handle your data, please see our
Applicant and Candidate Privacy Policy .
#J-18808-Ljbffr
$142,000 - 219,000
+ bonus + equity + benefits. Your recruiter can share more about the specific salary range for your targeted location during the hiring process. Application deadline: 12pm PST Friday February 7th, 2025. Note: In the event your application is successful and an offer of employment is made to you, any offer of employment will be conditional on the results of a background check, performed by a third party acting on our behalf. For more information on how we handle your data, please see our
Applicant and Candidate Privacy Policy .
#J-18808-Ljbffr
