FPGA Validation Engineer - Inside IR35 - Up to £562.50 per day - SC CLEARED - 12 Months - Stevenage, Hertfordshire - SINGLE STAGE PROCESS
Yolk Recruitment are recruiting for a FPGA Validation Engineer to join our client on a 12 month deal in Stevenage.
Job Summary:
Expert in digital signal processor design and validation to join the system engineering team responsible for the secure telecommand and telemetry system for a military communication satellite. The role requires a strong background in the validation of digital FPGA-based systems, in this case applied to a cryptographic system.
Essential Skills:
Planning and execution of verification and validation of digital communications equipment; Expertise in test software scripting using Python, C and tcl; Troubleshooting and debug of FPGA-based equipment.
Desirable Skills:
Knowledge of cryptographic systems and associated security functions; Understanding of end-to-end digital communication systems; Failure mode and related system analyses: FMEA / FMECA, single event effects and security analysis; Familiarity with VHDL used in FPGA design.
#J-18808-Ljbffr
Yolk Recruitment are recruiting for a FPGA Validation Engineer to join our client on a 12 month deal in Stevenage.
Job Summary:
Expert in digital signal processor design and validation to join the system engineering team responsible for the secure telecommand and telemetry system for a military communication satellite. The role requires a strong background in the validation of digital FPGA-based systems, in this case applied to a cryptographic system.
Essential Skills:
Planning and execution of verification and validation of digital communications equipment; Expertise in test software scripting using Python, C and tcl; Troubleshooting and debug of FPGA-based equipment.
Desirable Skills:
Knowledge of cryptographic systems and associated security functions; Understanding of end-to-end digital communication systems; Failure mode and related system analyses: FMEA / FMECA, single event effects and security analysis; Familiarity with VHDL used in FPGA design.
#J-18808-Ljbffr
