Senior FPGA Design Engineer

·
Full time
Location: London
· ·
Category:
Senior FPGA Design Engineer London, UK c£(Apply online only)k + benefits This is an exciting and new opportunity for an experienced senior FPGA design engineer to join a start-up involved with the research, development and design of technologies used to enhance HPC, AI and ML networking. Our clients' technologies will revolutionize data centres. Their technologies will speed up training and inference while dramatically reducing energy consumption, supporting a sustainable future. They are looking for an experienced FPGA design Engineer to develop a high-speed network interface card utilizing SystemVerilog, etc. The FPGA design engineer will work iteratively, within a multi-skilled team of engineers, through a series of prototypes to ultimately deliver a production-grade solution. Responsibilities will include microarchitecture definition, implementation, and testing, as well as interfacing with software. Experience of working on similar high-speed networking products for AI/ML, data storage or HPC networking applications would be advantageous. Typical Involvements:

Microarchitecture definition in collaboration with the broader team Preparing detailed technical documentation and presentations to stakeholders RTL Implementation, synthesis, timing closure Unit verification planning and simulation testing using SystemVerilog Delivering and validating FPGA-based lab setups for customer trials Skills & Experience Required:

A Bachelor or Master degree in electronics engineering, physics, or other relevant fields 6-8 years of relevant experience working within FPGA design Extensive hands-on industry experience of FPGA design for network applications at 100Gbps and above Experience working with PCIe, CXL, RDMA, DDR4, and high-speed transceiver technologies. Also, Ethernet, IP and bare metal systems. Comprehensive understanding of clock domain crossing (CDC) techniques would be required Strong knowledge of FPGA tool flows (synthesis, partitioning, place & route, timing analysis) Excellent skills in SystemVerilog (primarily) and also Verilog or VHDL Scripting and automation, such as TCL and Python Experience using tools such as Questa, ModelSim, GHDL, Verilator and cocotb Experience using simulation, analysis and synthesis tools such as Quartus, Vivado or Vitis Other Skills / Knowledge:

Experience in PCIe driver development Experience with embedded systems, including soft processors (Nios/Microblaze/RISC V) and SoC programming Experience with high-performance FPGA devices: Intel Agilex 7 or Xilinx Versal Premium A humble attitude and good communication skills with the ability and/or desire to mentor and support junior engineers Ability to create an understanding of complex ideas, concepts and designs to a variety of audiences from multiple backgrounds A strong and demonstrable interest in sustainable technologies, AI, ML and/or HPC would be preferred. The senior FPGA design engineer opening is based onsite in central London, 2 days per week (min). Assistance can be granted to obtain working visas.

#J-18808-Ljbffr

Recent Jobs

London (On site) · Full time

Are you a smart, driven professional who takes pride in making a difference in local communities? Turner & Townsend’s Real Estate division is experiencing significant growth and we’re looking for an experienced industry professional with health project experience to join our high-performing and collaborative Project Management team. Why Join Us? Impactful Work: Contribute to social [...]Read More... from Assistant Project Manager – Healthcare See details

Chasetown (On site) · Full time

My client, Autosmart International are a manufacturing success story! Site Operations Manager – leading fast-paced manufacturing and warehousing About Our Client Autosmart International is a manufacturing success story, leading the field in vehicle cleaning products. We are the No.1 choice of automotive trade customers across the UK. We have doubled in size in the last [...]Read More... from Site Operations Manager See details

London (On site) · Full time

CSS are looking for an experienced duty officer to join our client’s team who are a local council responsible for all areas within the Tendering district. Working hours: All shifts are 8 hours long with various start times available: Monday to Friday – start times between 6AM – 3PM Saturday & Sunday – 6AM – [...]Read More... from Duty Officer See details