SoC Front-End Pre-Si Intern

Job Description Intel put the Silicon in Silicon Valley. No one else is this obsessed with engineering a brighter future. Every day, we create world-changing technology that enriches the lives of every person on earth. So, if you have a big idea, let's do something wonderful together. Join us, because at Intel, we are building a better tomorrow. Want to learn more? Visit our YouTube Channel or the links below. Life at Intel ( https://jobs.intel.com/en/life-at-intel ) Diversity at Intel Embark with us on a journey of growth and transformation as we build SoC and chip-set designs and products for Intel Client and Auto Business. This position is a role within the ISCP's SOC Front-End Design team, building SoC products for client and automotive markets. The successful candidate will gain breadth exposure on the different aspects of a product life cycle, and will have the opportunity to work on different aspects of design such as Tools, Flows and Methodologies (TFMs), various automation activities geared towards identifying or deploying efficiencies, integration and validation of designs into an SoC. This internship can be an excellent platform to gain hands-on skills while working in a highly collaborative team environment. In addition, the ideal candidate will demonstrate the following traits: Excellent communication skills Willingness to work in a team Qualifications Minimum qualifications are required to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Minimum Requirements: Candidate must be enrolled/pursuing a Master's degree OR Ph.D in Computer Engineering, Computer Science, Electrical Engineering, with academic exposure to the following: 6+ months experience System Verilog / OOP, SoC-level design 6+ months experience Simulation-based tools and debugs 6+ months experience Programming experience for automation: C, C++, Java, Scripting: Perl, Python and Unix shell scripting Preferred Qualifications: Computer Architecture System Verilog / OOP, SoC-level design Verification Requirements listed would be obtained through a combination of industry relevant job experience, internship experiences and or schoolwork/classes/research. Inside this Business Group The Client Computing Group (CCG) is responsible for driving business strategy and product development for Intel's PC products and platforms, spanning form factors such as notebooks, desktops, 2 in 1s, all in ones. Working with our partners across the industry, we intend to deliver purposeful computing experiences that unlock people's potential - allowing each person to use our products to focus, create and connect in ways that matter most to them. Posting Statement All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Benefits We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here. ( https://jobs.intel.com/en/benefits ) Annual Salary Range for jobs which could be performed in the US $63,000.00-$166,000.00 *Salary range dependent on a number of factors including location and experience Working Model This role is available as a fully home-based and generally would require you to attend Intel sites only occasionally based on business need. This role may also be available as our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site.

Job posting details (such as work model, location or time type) are subject to change.

#J-18808-Ljbffr