Qualcomm Technologies International Ltd Job Area:
Engineering Group, Engineering Group > ASICS Engineering General Summary: Qualcomm invents breakthrough technologies that transform how the world computes, connects, and communicates. Today, our inventions are the foundation for life-changing products, experiences, and industries. Qualcomm’s Voice and Music Business Unit is a leading player in the wireless earbud, headset, and smart speaker market. The business unit develops and delivers hardware, software, and applications that bring together the very latest wireless and audio technologies to create industry-leading audio voice and music products. You will be joining a successful engineering department whose deliveries can be found in billions of Bluetooth and Voice and Music products worldwide. We offer end-to-end solutions for leading-edge low-power mixed-signal SOCs from feasibility study through to system architecture, digital and analogue design, verification and validation, implementation and layout, embedded software design, ATE test, production, and characterisation. Based in either our Cambridge or Bristol office, this role offers a Staff Engineer position in Digital Design working alongside System architects, Verification, Validation, and Software teams. What We are Looking For 5 - 10 years of industry experience with a Master's degree or PhD in Electrical, Electronic, Computer Engineering, or related field (or Bachelor’s with equivalent experience). Experience of complex digital block/sub-system architecture development, design, verification, and integration. A mixture of demonstrable technical skills and hands-on design experience in low power digital IP. An engineer who is detail-oriented with strong organizational, problem-solving, communication, and collaboration skills. A member of the team who is proactive, creative, curious, motivated to learn, and contribute. Key Responsibilities Ownership of complete work package from specification through to delivery. Design, integration, and verification of RTL blocks including DSP, SoC, and peripheral IP. Perform front-end design tasks including but not limited to: RTL coding, simulation, validation plan development, synthesis, timing closure, ECOs, etc. Planning and management of project work with predictable outcomes. Definition of high-level specifications and micro-architecture for digital low power IPs. Collaboration across global teams throughout the process of IP specification and use case definition, verification, bring-up, and validation, etc. Running ASIC development tools including PLDRC, CDC, synthesis. Reporting status and communicating progress against expectations. Preparation of technical documentation. Understanding of customer use cases and specifying requirements. Minimum Qualifications: • Bachelor's degree in Science, Engineering, or related field and 4+ years of ASIC design, verification, validation, integration, or related work experience. OR Master's degree in Science, Engineering, or related field and 3+ years of ASIC design, verification, validation, integration, or related work experience. OR PhD in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience. Required competencies Effective communicator with excellent technical presentation skills. Ability to work autonomously and demonstrate technical competency. Knowledge of DSP design for Audio or wireless modem technologies. Experience of SoC level design and IP Integration. RTL design in Verilog/System Verilog and expert digital design knowledge. Experienced with RTL and Gate-Level power analysis. Understanding of scalable design consideration. Experience of multiple clock domain crossings design. Understanding of multiple power domains design. Scripting skills on Linux, TCL, and Perl/Python. Experience with EDA tools (e.g., Cadence, Synopsys, Spyglass). Knowledge and experience of defining HW/FW interfaces. Expert in debugging design issues reported in simulation or formal verification. Understanding of coverage driven verification methodology. Familiarity with the Arm AMBA AXI/AHB specifications or other bus protocols. Ability to automate and improve process through scripting in Python, Perl. Demonstrates good understanding of, and conducts research on, industry trends and innovations in digital low power circuit design to ensure solutions and deliverables align with best practices. Desirable competencies Familiarity with Audio DSP techniques. Familiarity with Bluetooth protocol and PHY. Familiarity with peripheral interfaces like I2C, SPI, UART, PWM. Familiarity with wireless communication standards (e.g., UWB, WLAN, NFC). Experience of SystemC and High-Level Synthesis. Understanding of system modelling methodology using high level programming language. *References to a particular number of years experience are for indicative purposes only. Applications from candidates with equivalent experience will be considered, provided that the candidate can demonstrate an ability to fulfill the principal duties of the role and possesses the required competencies.
#J-18808-Ljbffr